

This Page Is Inserted by IFW Operations
and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

**As rescanning documents *will not* correct images,
please do not report the images to the
Image Problem Mailbox.**



PATENT
ATTORNEY DOCKET NO. 72804

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Chason et al.
Appln. No.: 10/044,777
Filed: January 11, 2002
Title: Semiconductor Package Device and Method
Group Art Unit: 2813
Examiner: Dolan, J.

Commissioner for Patents
Washington, D.C. 20231

CERTIFICATE OF MAILING

I hereby certify that this paper is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Commissioner for Patents, Washington, D.C. 20231, on this date.

1/25/03

Date


Stephen S. Favakeh
Registration No. 36,798
Attorney for Applicant(s)

RECEIVED
FEB - 6 2003
TECHNOLOGY CENTER 2800

AFFIDAVIT FOR MARC CHASON Under 37 CFR §1.131

Dear Sir:

The undersigned affiant, Marc Chason, being under oath, hereby states and declares as follows:

1. My name is Marc Chason and I am one of the inventors of the above-captioned invention entitled Semiconductor Package Device and Method.

2. We were in possession of the claimed invention prior to February 23, 2001. For example, between January 14 and 18 of 2001, we presented a paper describing the invention at the APEX Electronics Assembly Process Exhibition and Conference in San Diego, California. This presentation appears in the official proceedings of the technical conference, pertinent portions of which are attached hereto as Exhibit A.

3. The APEX paper makes reference to the use of wafer-applied underfill processes beyond that of flip-chip assembly and specifically to area array packages. For example, in this paper, we state that the disclosed concepts are applicable to the underfill of chip-scale packages and ball-grid array packages. The undersurface of a

chip-scale package comprises the “interposer” that we express in the claims of our patent application.

Further affiant sayeth not.

Submitted and sworn this 14 day of
January, 2003,

Marc Chason


STATE OF ILLINOIS }
COUNTY OF *COOK* } SS

I hereby certify that, before me, a Notary Public for the County and State aforementioned, personally appeared MARC CHASON, personally known to me to be the person whose name is subscribed to the within instrument, and acknowledged that he executed it.

Witness my hand and official seal.

Date: Jan. 14, 2003

John H. DeWolf



**Notary Public
My Commission Expires**

THE APEX FILES

Exhibit A



PROCEEDINGS

of the technical conference

January 14-18, 2001 San Diego, California

STAIRS TO
MEZZANINE

MAIN ENTRANCE

BAY 1



FOR YOUR

Tuesday: 9:30 am - 5:15 pm
Wednesday: 9:30 am - 5:15 pm
Thursday: 8:30 am - 2:20 pm

Chason



p r e s e n t s

APEXSM

Electronics Assembly Process

e x h i b i t i o n
c o n f e r e n c e

**PROCEEDINGS OF THE
TECHNICAL PROGRAM**

**JANUARY 14-18, 2001
SAN DIEGO CONVENTION CENTER
SAN DIEGO, CALIFORNIA**

TABLE OF CONTENTS

Session AT6: Flip Chip Process and Technology II*Chair: Dan Baldwin, Ph.D., Georgia Institute of Technology*

Development of Wafer Scale Applied Reworkable Fluxing Underfill for Direct Chip Attach ...	AT6-1
<i>Larry Crane, Loctite Inc</i>	
<i>Mark Konarski, Loctite Inc</i>	
<i>Erin Yaeger, Loctite Inc</i>	
<i>Paul Neathway, Jabil Circuit Inc</i>	
<i>Ken Tojima, Jabil Circuit Inc</i>	
<i>Marc Chason, Motorola Inc.</i>	
<i>Jan Danvir, Motorola Inc.</i>	
<i>Nadia Yala, Motorola Inc.</i>	
<i>Jing Qi, Motorola Inc.</i>	
<i>Wayne Johnson, Auburn University</i>	
<i>Prasanna Kulkarni, Auburn University</i>	
Flip Chip Packaging for PC Microprocessors	AT6-2
<i>Raj N. Master, Advanced Micro Devices, Inc.</i>	
Process Qualification Strategies for Flip Chip in the EMS Environment	AT6-3
<i>Jeff Kennedy, Manufacturers' Services Ltd.</i>	

Session AT7: Area Array Technology I*Chair: Shelgon Yee, Ph.D., Solectron*

OSP Characterization in Flip Chip Ball Grid Array Packaging	AT7-1
<i>Li Ann Wetz, Motorola</i>	
<i>Stacy Kalisz, MVTechnology</i>	
<i>Keri Kirschenbaum, Motorola</i>	
Influence of PCB Parameters on Chip Scale Package Assembly and Reliability (Part II)	AT7-2
<i>Anthony A. Primavera, Universal Instruments Corp.</i>	
Design Considerations for High-Speed Underfill of CSP and Flip chip Packages	AT7-3
<i>Steven J. Adamson, Asymtek</i>	
<i>James J. Klocke, Asymtek</i>	

Session AT8: Area Array Technology II*Chair: Dale Lee, Manufacturers' Services, Ltd.*

Results of BGA Tensile Testing with Alternative PWB Finishes – An ITRI Project	AT8-1
<i>Bruce Houghton, Celestica, Inc.</i>	
Dual Alloy BGA Spheres for High Performance Assembly Applications	AT8-2
<i>Gerard Minogue, Ph.D., Alpha Metals</i>	
Reworkable Underfill Materials for Improved Manufacturability and Reliability of CSP	AT8-3
<i>Nael Hannan, Nokia Mobile Phones Inc.</i>	
<i>Puligandla Viswanadham, Nokia Mobile Phones Inc.</i>	
<i>Larry Crane, Loctite Corporation</i>	
<i>Erin Yaeger, Loctite Corporation</i>	
<i>Afranio Torres, Loctite Corporation</i>	
<i>R. Wayne Johnson, Auburn University</i>	
<i>Howard Lasto, Air-Vac Engineering</i>	

Session EM1: Manufacturing Cost Issues*Chair: Marc Chason, Motorola*

Apparent and Hidden Costs in Cleaning Processes	EM1-1
<i>A.L. Muehlbauer, Zestron Corporation</i>	
<i>M. Borowski, Zestron Corporation</i>	
<i>S. Strixner, Dr.O.K.Wack Chemie GmbH</i>	
Focus on Cost Per Mounted Component To Improve Production Economy	EM1-2
<i>Mats Magnell, MYDATA Automation AB</i>	
<i>Robert Helleday, MYDATA Automation AB</i>	
Developing Return on Investment Criteria for AOI Equipment	EM1-3
<i>Wesley Huffstutter, Intelligent Reasoning Systems, Inc</i>	
<i>Thomas C. Eskridge, Intelligent Reasoning Systems, Inc</i>	

Development of Wafer Scale Applied Reworkable Fluxing Underfill For Direct Chip Attach

Larry Crane, Mark Konarski
and Erin Yaeger
Loctite Inc.
Rocky Hill, CT

Marc Chason, Jan Danvir,
Nadia Yala and Jing Qi
Motorola Inc.
Schaumburg, IL

Paul Neathway and
Ken Tojima
Jabil Circuit Inc.
San Jose, CA

Wayne Johnson and
Prasanna Kulkarni
Auburn University
Auburn, AL

Abstract

Consumer electronic products are continuously striving to have greater functionality in smaller, lighter, and less expensive packages. Flip chip and Chip Scale Packages (CSPs) are important enabling technologies for these product trends. Flip chip dies were originally attached to ceramic substrates. When this technology was transferred to less expensive organic substrates like FR-4, adding an underfill encapsulant between the die and substrate became necessary to compensate for the coefficient of thermal expansion mismatch between the organic substrate and silicon die. This necessary process step addition required Surface Mount Technology (SMT) lines desiring the flip chip technology to add space to the SMT production line for underfill dispensers and curing ovens. SMT lines were also required to add flip chip flux dispensers upstream of die placement. These flip chip floor space and capital investments plus the inability to repair underfilled parts has limited the wide scale implementation of the flip chip technology.

The National Institute of Standards and Technology Advanced Technology Program "Wafer Scale Applied Reworkable Fluxing Underfill for Direct Chip Attach" (NIST-ATP WARFU) program was established to investigate the development of a materials and manufacturing system which could make flip chip assembly transparent to SMT lines. The program is developing high performance, fluxing, reworkable underfill materials and processes for direct application of the materials to die at the wafer level. This will replace the flip chip flux application, underfill application, and cure processes with a reflowable, reworkable encapsulant application to flip chip wafers. The fully developed process will enable assembly of fine pitch (<8-mil) flip chips. The coated wafer will be cut to form single components, similar to other SMT parts. The individual die will be placed on the printed wiring board using standard pick and place equipment and reflowed with no additional processing steps required. The pre-applied material will provide the necessary fluxing activity during soldering and will serve as the underfill following curing during the reflow process. The reworkable nature of the new material system will allow in-plant rework of defective units as well as repair of field returned products.

Demonstration of the feasibility of the WARFU process requires material, process, and infrastructure development, which can best be accomplished by a vertically integrated research team. Consequently, the four year WARFU research Joint Venture (JV) was formed in April of 1999 by Auburn University, Loctite Corporation, Motorola,¹ and Jabil Circuit. This paper summarizes the research results and concludes that the proposed WARFU process is a viable transparent flip chip SMT solution with no anticipated insurmountable roadblocks.

Introduction

Direct Chip Attach (DCA) has yet to gain widespread acceptance into electronic products, due primarily to the added conversion cost associated with the capillary flow underfill and cure processes. In addition, the separate fluxing operation adds further complexity to the SMT process and reduces the flexibility of the factory, in that DCA requires additional capabilities not found in the standard SMT line. Another important consideration is the issue of repair. The DCA chip should be reworkable using the typical repair tools found in surface mount factories

and be achievable under the usual constraints, i.e., surrounding components are not disturbed, the temperature must be compatible with FR4 circuit boards and the cycle time must be acceptable. Loctite², National Starch and Chemical² and Georgia Institute of Technology² are developing reworkable underfill materials. While these materials, when commercialized, will address the reworkability issue, they will not eliminate the non-SMT manufacturing steps in the current DCA process.

The goal of the present project is to develop and implement a transparent DCA process.⁵ The program will develop high performance, fluxing, reworkable underfill materials and processes for direct application of the materials to die at the wafer level. After dicing and tape and reeling, the individual die will be placed in the SMT line using standard pick and place equipment and reflowed with no additional processing steps required. The reworkable nature of the new material system will allow in-plant rework of defective units as well as repair of field returned products. The proposed process benefits relative to the present DCA assembly process will provide a significant cost advantage to assemblers who implement the process⁵. In addition, the concepts are applicable to the underfill of Chip Scale Packages and the larger Ball Grid Array packages as well since more CSPs are being underfilled to enhance the mechanical integrity of the package to meet consumer requirements for portable electronic products.^{7,8,9} With this recent rise in the practice of underfilling CSP's, the present work gains new importance.

Experimental materials from Loctite, including the first generation of wafer applied underfill material were used to investigate the behavior of such a package during SMT assembly. The wafer-applied underfill is Loctite's initial effort in the development of the material that is central to the WARFU concept. The material is designed to coat a bumped wafer, is b-stageable and will then completely cure within a normal SMT reflow profile.

Materials Characterization

Only limited materials characterization has been done at this stage as the materials supplied are only initial formulations provided to allow the evaluation of the assembly process.

Differential Scanning Calorimetry

Differential scanning calorimetry (DSC) tests were performed to determine the exotherm initiation temperature of the wafer applied underfill material. Figure 1 shows the resulting thermogram, with an exotherm initiation temperature of approximately 190°C. For wafer-applied materials, it is critical to have an exotherm initiation temperature above 180°C to achieve optimal DCA assembly.




Figure 1 - Differential Scanning Calorimetry Thermogram for Wafer-Applied Underfill Material

Material Processing Studies - Cure Kinetics Studies

Dielectrometry studies were conducted (Micromet System III Dielectrometer) to determine the thermal schedules required to achieve a cured bulk material. A finite volume was dispensed on a low conductivity integrated circuit sensor. Next, the sensor was placed in an oven heated to the manufacturer's recommended cure temperature (B-staged for 1 hours at 60°C, then cured for 10 min @190°C). The dielectrometer monitored the dielectric response of the wafer applied underfill materials as a function of time. The generated data showed that the dielectric spectra were constant and no change in the loss factor over time was recorded prior to the elapse of the recommended supplier cure time.

Test method development is proceeding in an effort to reproduce a reflow spike with the dielectrometer so that the degree of cure during reflow can accurately be assessed.

Wafer Coating Processes

Finding a consistent and accurate coating method by which the material may be deposited onto the wafer is crucial to the successful implementation of WARFU. Several techniques could potentially be used for coating a bumped wafer: 1) screen/stencil printing, 2) pad printing and 3) extrusion coating.

Screen/Stencil Printing

The stencil and screen-printing processes are widely used in the electronics industry for the fabrication of printed circuit boards, flexible circuits, and other related items. The challenge in this process is the irregular surface topology presented by the solder bumps. A uniform coating thickness that does not coat the tops of the solder balls is required.

Pad Printing

Pad printing is an offset gravure printing method, where the gravure or cliché is patterned with the

artwork to be printed and ink transferred from the cliché to the part using a silicon pad. First, artwork is transferred to a stainless steel cliché plate using a photo-etch process. Ink is spread onto the cliché and a silicone pad is pressed against the cliché then lifted, with the ink adhering to the silicone pad. The part to be printed is then aligned under the pad and the pad is pressed against the part and lifted off, with the ink transferring to the part. A thin film of ink is deposited on the part, with a fine resolution and a location accuracy of $\pm 2.54 \times 10^{-5}$ m.

Pad printing has the ability to print over irregular surfaces, with the silicon pad conforming to the shape of the substrate. It is this characteristic that gives it great potential for coating a bumped wafer.

Extrusion Coating

Extrusion coating is the direct application of process fluids to a substrate via a patented, specially designed fluid pumping and delivery system. This creates a highly uniform coating over the entire substrate with virtually no waste. The extrusion coating process has been extensively used for thick film application on wide semiconductors wafers up to 300mm in diameter. This unique technique holds great potential for coating bumped wafers.

Experimental Wafer Coating

In recent work at Auburn University, the wafer-applied underfill was successfully applied on a 101.6 mm wafer. A thin uniform coating layer with clean solder balls and clean saw streets was produced. Due to the early stage of development, the coated wafers were not available for the initial assembly process work. Therefore, manual coating was adopted to demonstrate feasibility of the material systems under study.




Figure 2 - Underfill Applied to Wafer

The application of underfill to single die was performed manually (Figure 3). The coated dies were then b-staged in a box oven for 1 hour at 60°C.




Figure 3 - Test Die Manually Coated with Wafer-Applied Underfill

The SEM micrograph of as cross-sectioned die with wafer-applied underfill shows that the manual coating technique produced a thick uniform layer of approximately 100 microns (Figure 4). A thin layer of material of approximately 10 microns is covering the tip of the solder balls. The thin layer contains fillers particles, and it was suspected that these could get embedded in the solder during reflow or otherwise influence the soldering process and affect the assembly yield. No evidence of this was found in the present experiments, however the goal is to develop a coating process that will not permit this layer to be formed on top of the bumps. Good progress to meet this goal has been made to date.

WARFU Assembly Development

Assembly experiments tested the ability to place and reflow flip chips coated with both the wafer-applied materials. Key considerations were the ability to detect the bumps on the die in placement alignment, creation of tack in the underfill on the die, formation of sufficient solder joints in reflow and formation of a fillet on the edges of the die.

Test Vehicle

For this development work a 102 mm X 102 mm unclad FR4 PWB designed for electrical continuity measurements was used. The test vehicle had 6 DCA sites and was 0.46 mm thick. The continuity test die was 6.6 mm X 6.6 mm, and had 84 peripheral bond pads. The pitch between the 63Pb/37Sn die solder bumps was 0.356 mm. The die was approximately 0.5 mm thick and had a nitride passivation on the active side. The test vehicles were assembled on a pilot line using a qualified assembly process⁹. The line consisted of an automated flip chip placement machine (Universal GSM-1-LM) with flux dispense and dipping capabilities and a Conceptronics HVN-70 reflow furnace.






Figure 4 - SEM Micrograph of the Cross Section of Die Coated with Wafer-Applied Underfill

Vision Studies

The feasibility of using the Universal GSM robot to place flip chips coated with WARFU materials was investigated. The vision system of the Universal GSM-1-LM component placer includes a Pattern Error Correction (PEC) camera and Up Looking (UL) cameras with different resolutions. The PEC camera is the machine's downward looking inspection camera for substrate positioning and recognition. The UL camera is used for component centering and inspection, and the fine resolution UL camera enhances the machine vision capability to locate smaller die bump features.

The study showed that the vision system worked best with black-coated die that supplied the greatest contrast between the underfill and the solder bumps. Therefore, black pigment was added to the WARFU material systems.



White Coated Die



Coated die Cross-Section

Figure 5 - Vision Studies with White Wafer-Applied Underfill Materials

Assembly Process

The wafer-applied materials that are being evaluated provide fluxing action. Assemblies with this newly synthesized wafer applied underfill was carried out to demonstrate the feasibility of wafer applied underfill materials.


Earlier work has shown that a sufficient tack to hold the die in place during transfer of the assembly to the reflow furnace is required. Therefore, assembled parts were subjected to a pressure equivalent to 1000-2000 grams per die, and heated for 20-60 seconds at 60°C. All assemblies were X-rayed to ensure that the alignment was not affected with the introduction of added pressure. Next, the DCA assembly was transferred to the reflow furnace. The furnace was programmed with a typical reflow profile for eutectic Pb/Sn solder: 80 sec above 183°C and a maximum temperature of 220°C.

The assemblies displayed typical electrical conductivity of the daisy chain. In addition, the cross-sections of the flip chip joints shows good solder joint formation and good wetting (Figures 7).

The assemblies were also inspected for the presence of fillets. While the manual coating process does not deposit an optimized amount of underfill material on the chips, fillet formation was found to occur (Figure 7). Optimization of the material viscosity, underfill volume, and placement force will be needed to consistently form adequate fillets. Also, a high-speed approach to make the underfill tacky will be developed for implementation on standard SMT pick and place machines.

Conclusion

A first generation WARFU material was received from Loctite and evaluated. The results provided convincing evidence demonstrating the feasibility of the WARFU assembly concept. Material properties will require further optimization, and the wafer coating and assembly processes will need further development. The results to date show great promise for the successful elimination of underfill operations of both Direct Chip Attach and Chip Scale Packages from Motorola SMT factories.




Black Coated Die




Coated die Cross-Section


Figure 6 - Vision Studies with Black Wafer-applied Underfill Materials



As coated die



Solder Joint Cross-Section



Underfill fillet formation

Figure 7 - Assembly with Wafer-applied Underfill Materials

Acknowledgements

The authors wish to thank Iwona Turlik for her support of this program, and Dan Gamota for valuable assistance.

The authors thanks Dr. Michael Schen, program manager, Electronics and Photonics Technology Office, Advanced Technology Program, NIST for his technical contributions and guidance. This effort is being partially funded under an award from the Advanced Technology Program, National Institute of Standards and Technology (Cooperative agreement #70NANB8H007).

References

1. Motorola-led JV is partially funded by the US Government's NIST-ATP program under Cooperative Agreement #70NANB8H4007.
2. L. Crane, A. Torres-Filho, et al., "Development of Reworkable Underfill, Materials, Reliability, and Processing," *IEEE Transactions on Components and Packaging Technology*, Vol. 22, No. 2, June 1999.
3. Q. Ma, A. Tong, et al., "Novel Fast Cure and Reworkable Underfill Materials," *4th International Symposium and Exhibition on Materials: Process, Properties and Interfaces*.
4. C.P. Wong, L. Wang, et al., "Novel No Flow and Applications," *2nd International Advanced Technology Workshop on Low Cost DCA Technology*, March 13-15, 1998.
5. L. Crane, D. Gamota, et al., "Making Direct Chip Attach Transparent to Surface Mount Technology," *Chip Scale Review*, September/October, 1999.
6. Alan R. Reinnagel, "Flip Chip SMT Assembly Process Trade-Off Cost Analysis," *Surface Mount Technology Association (SMTA) International*, September 24-28, 2000.
7. T. Burnette, Z. Johnson, et al., "Underfilled BGAs for Ceramic BGA Packages and Board-Level Reliability," *IEEE Electronic Components and Technology conference*, May/June 2000.
8. Riza Ghaffarian and Namsoo Kim, "Does Underfill Affect CSP Reliability?", *Electronic Packaging and Production*, July 2000.
9. H. Peng, J. Wayne, et al., "Underfilling Micro-BGAs," *Proceedings of the International Conference on High Density Interconnect and Systems Packaging*, Denver CO, April 25-28, pp. 134-140.
10. Jan Giesler et al., "Reliability of Flip-Chip on Board Assemblies," *1st Int. Sym. Flip Chip Technology*, 127-135, 1996.